

5640220 TEST 260




Fig 1




Fig 2 Prior Art




Fig 3 Prior Art




FIG. 4




FIG. 4a




Fig. 5

BLOCK DIAGRAM : TDM OF ASYNCHRONOUS DATA STREAMS




Fig. 5A

BLOCK DIAGRAM : TDM OF ASYNCHRONOUS DATA STREAMS





Fig 6



Output From SCC Port To Serial Ports

Fig 7

Case 1 : 2 Synchronous Channels with Same Clock Rate But Clock Skews




Fig 8









Fig. 12

